



FIG. 1




Differential Delay Multiplexer Sender/Encoder


Fig. 3



Differential Delay Multiplexer (DDM) Sender/Encoder


Fig. 4





Splitting Criteria

FIG. 6



Amplitude or Polarization Splitter

FIG. 7






Image Signals Which Maintain Spatial Information

FIG. 7A



Beam Combiner FIG. 8



Amplitude or Polarization Combiner

FIG. 9





Fig. 10



Composite Encoder Module Assembly

FIG. 11




Fig. 12




FIG. 13




FIG. 14

- 48




Fig. 15

įū




Fig. 16




Fig. 17




Fig. 18




Fig. 19







Fig. 20






Photonic Processor *Fig. 22*



Electronic Processor


Fig. 23A






Electronic Processor


Fig. 23B




The state of the s

Fig. 24








Multiple Delay Path

Integrated Delay and Delay Correction

FIG. 27

Photonic NRZ Interface







FIG. 29



Phase Sequenced Dual Channel Encoder

FIG. 30

Phase Sequenced Dual Channel Decoder




FIG. 31

Phase Sequence Timing




FIG. 32

Phase Sequence Timing





FIG. 33



	Phase of Direct Signal	Phase of Delayed Signal	Quadrature Outputs		
46a			A	В	C D
Channel 1	0	О	CI	DI	C = D
Channel 2	О	180	DI	CI	C = D
Channel 3	0	90	A =	В	CI DI
Channel 4	0	270	A =	В	DI CI
			*	*	* *
			245a	245b	245c 245d

FIG. 35

35/59

Quadrature Wave Forms For One Channel




FIG. 36




FIG. 37A






FIG. 37B



Double Encoder With Polarizations Sequenced to Differentiate 2 Channels Having the Same Time Delay Between Daughter Signals




Double Decoder With Polarizations Sequenced to Differentiate 2 Channels Having the Same Time Delay Between Daughter Signals

177

1

Į.į

13



Polarization Sequenced Channel 1 Timing FIG. 40




FIG. 41




FIG. 42




FIG. 43




FIG. 4.





FIG. 45



The train the train that the train the train that t

i di

A TOTAL

FIG. 46




FIG. 47




FIG. 48




FIG. 49





FIG. 50



The state of the s






FIG. 52










FIG. 56








FIG. 60




FIG. 61